We fabricated and characterized zinc oxide (ZnO)-based thin-film transistors (TFTs) on a glass substrate, which can also be applied to plastic substrates such as polyimide or polynorbornene, at a maximum process temperature of 300
I. INTRODUCTION
In the past few years, oxide-semiconductor-based, thin-film transistors (TFTs) have received great interests because they have high mobility and a sufficient on-current [1] [2] [3] . Among the potential candidates, the ZnO-based TFT has been attracting considerable attention because it has a wide band gap energy of 3.37 eV, an optical transparency in the visible region, and no degradation upon exposure to visible light. Moreover, ZnO can be deposited in a poly-crystalline form at room temperature, extending the choice of substrates to include even plastics.
However, ZnO-TFTs have several deficiencies, such as low field effect mobility, a poor on/off current ratio, and an inadequate threshold voltage, although those characteristics are better than those of commercial a-Si-based TFTs or organic-material-based TFTs [4] [5] [6] [7] [8] . Furthermore, ZnO-TFTs do not attain these desired characteristics without losing some qualities or aspects, offsetting the gain of other qualities or aspects. These fea- * E-mail: duck@hanyang.ac.kr; Tel: +82-2-2220-0506 tures are affected by various factors, such as the overall device structure, the semiconductor layer and gate dielectric quality, and the interface between the channel and the gate dielectric layers. Among these reasons, especially, the gate dielectric greatly affects the device characteristics. The gate dielectric influences not only the morphology of the active semiconductor but also the distribution of the localized states at the semiconductor-dielectric interface [9] . Subsequently, a poor semiconductor-dielectric interface can increase the threshold voltage and the gate leakage current, restricting operation of the TFT and thereby limiting its application [10, 11] . Owing to these reasons, the choice of the gate dielectric becomes a crucial step in device fabrication. The use of moderate gate dielectrics could lead to a good-quality semiconductor, a good-quality interface between semiconductor and gate dielectric, and enhanced electrical properties, such the as threshold voltage, on/off current ratio, and low voltage operation for low power consumption.
In this work, we investigated the properties of the insulator and the channel layers for ZnO-TFTs through rapid thermal annealing (RTA) at a low temperature. The maximum process temperature was limited to 300 • C. The deposited ZnO layers were RTA-treated at 300 • C in order to enhance the properties. TFTs were fabricated and characterized to demonstrate the effect of RTA on the ZnO layer and the SiO 2 layer separately.
II. EXPERIMENTAL
On the glass substrate, ITO, with a thickness of about 100 nm, was deposited as a transparent bottom gate at room temperature by rf magnetron sputtering. Then, a 100-nm-thick SiO 2 gate dielectric was deposited by using an inductively coupled plasma chemical vapor deposition (ICP-CVD) system at 270
• C for 100 sec. Before the deposition of ZnO on the SiO 2 layer, annealing of SiO 2 was carried out by RTA at 300
• C for 10 min in a N 2 atmosphere to study the effects of RTA treatment on the interface between the SiO 2 and the ZnO layers. Next, we deposited a ZnO film with a thickness of 100 nm, as an active channel layer by using rf magnetron sputtering at room temperature, with a commercial ZnO target with a purity of 99.99 %. Considering the typical behavior of increased carrier concentration after RTA [5, 12, 13] , we controlled the carrier concentration by using the deposition chamber pressure and the deposition time, which were 20 mTorr and 5 min, respectively-cite14,15,16. After ZnO films had been deposited, the layers were treated by RTA at 300
• C for 2 min in a N 2 atmosphere in order to improve the crystallinity and the optical transmittance. Finally, ITO (100 nm) was deposited on the ZnO films by rf magnetron sputtering at room temperature, and the source and the drain areas were defined by using a lift-off process, as shown in Figure 1 . Figure 1 presents a schematic of the component layers and the design of the bottom gate, top-contact-type ZnO-TFT. We used 5 cm × 5 cm Corning 1737 glass as a substrate. Combinations of various channel widths (W: 10, 50, 100 µm) and lengths (L: from 10 to 100 µm with 10 µm interval) were considered in the TFTs, where the W/L ratios ranged from 1 to 10. In this study, an unpatterned active layer was used in fabricating TFT.
The surface morphology of the ZnO films was analyzed by using field emission scanning electron microscopy an enlarged view of (a), (c) surface morphology of the ZnO film treated by RTA at 300
• C for 2 min, and (d) an enlarged view of (c).
(FE-SEM, Hitachi S-4700), and the crystallinity was characterized by using X-ray diffraction (XRD, Rigaku DMAX PSPC MDG 2500). The electrical properties of the ZnO films were analyzed by using Hall measurements (Ecopia HMS3000) at room temperature. The optical transmittance and the transfer characteristics of the fabricated ZnO-TFTs were analyzed by using an UV-VIS spectrometer (Agilent 8453) and a semiconductor parameter analyzer (HP4155), respectively.
III. RESULTS AND DISCUSSION
The surface morphology of the as-deposited ZnO film (Figure 2 (a)) shows a fairly wide grain size distribution, ranging from 20 to 180 nm. The morphology of the ZnO film after the RTA treatment, shown in Figure 2 (c), did not differ much from that of the as-deposited ZnO film. To evaluate the crystallinity before and after RTA, we analyzed the deposited ZnO films by using XRD. As shown in Figure 3 , a dominant peak, which corresponded to ZnO (0002), and a very weak peak from the (0004) plane, are visible. This result indicates that the ZnO film had a wurtzite structure with a high crystallinity and exhibited a c-axis preferred orientation. The RTAtreated ZnO film showed a sharper and higher intensity peak than the as-deposited ZnO film. The full width at half maximum (FWHM) was reduced from 0.70 to 0.58 after the RTA, and the ZnO (0002) diffraction angle was slightly shifted from 34.19
• to 34.70
• , such a tendency has also been reported in the literature [17, 18] ; the peak position of the ZnO (0002) diffraction peak was shifted toward the higher angle side, and the FWHM was remarkably decreased by thermal annealing. This implies that the crystallinity of the ZnO film was enhanced by • and 71.86
• peaks are shown, which correspond to ZnO(0002) and ZnO(0004), respectively. (b) XRD pattern of the ZnO film treated by RTA at 300
• C for 2 min. The width of the ZnO(0002) peak is sharply reduced, and its intensity is increased. In addition, the ZnO(0002) and the ZnO(0004) peaks are slightly shifted to the right.
the RTA-treatment in this study and that the residual stress in the film was relieved.
The optical transmittance of the ZnO film deposited on the SiO 2 /ITO/Glass substrate was analyzed by using an UV-VIS spectrometer over a wavelength range from 300 to 1100 nm. The RTA-treated ZnO film exhibited a higher transmittance than the as-deposited ZnO film, probably due to the improved crystallinity. For visible wavelengths from 400 to 700 nm, the asdeposited ZnO film and the RTA-treated ZnO film on the SiO2/ITO/Glass substrate showed optical transmittances of 78 % and 86 %, respectively. In addition, the optical transmittance of the ZnO-TFT with the RTAtreated ZnO film reached about 83 % in the visible region. This value is similar to the optical transmittance reported in previous work [4, 13] and is very fair from the point of view of transparent electronics. The present experimental results confirmed that the crystallinity and the optical transmittance could be improved by using a RTA treatment.
We examined the carrier concentration of the ZnO films on the SiO 2 /ITO/Glass by using Hall measurements. We were able to obtain an as-deposited ZnO film with a carrier concentration of 10 12 -10 14 cm −3 . The corresponding ranges of the resistivity and the carrier mobility were 10 4 -10 6 Ω·cm and 10 −1 -10 −3 cm/V·s, respectively. In contrast, the carrier concentration, the resistivity, and the mobility of the RTA-treated ZnO film were approximately 1016 cm −3 , 103 Ω·cm, and 10 0 cm/V s, respectively. These values are in a reasonable and sufficient range for the RTA-treated ZnO film to be used as an active layer [17] .
As previously mentioned, we treated ZnO layers by • C, and (c) the fabricated ZnO-TFT.
using RTA at 300
• C in order to enhance the properties and obtained properties that were better than those of the as-deposited layer. Subsequently, a comparative study was done of the characteristics of the ZnO-TFTs on the RTA-untreated and -treated SiO 2 layers to investigate the RTA effects on the interface between the ZnO and the SiO 2 layers. Thus, we fabricated ZnO-TFTs under the same conditions, except for the execution of RTA treatment, and evaluated the device characteristics.
The linear region (V DS = 3 V) of the transfer characteristics (I DS -V GS ) of our fabricated ZnO-TFTs with RTA-treated SiO 2 layer is shown in Figure 5 (a). The drain current was measured as a function of the gate voltage (I DS -V GS ) in the range from −10 V to 20 V. All the ZnO-TFTs were n-channel TFTs and exhibited enhancement mode characteristics, which is preferable to depletion mode for low-power displays because the enhancement mode is normally in an off-channel state when a gate bias is not applied. We obtained a high on-state current above 20 µA at an applied gate bias of 20 V and a low off-state current of 10 pA. Therefore, the on/off current ratio was 2 × 10 6 . The mobility of ZnO-TFTs was calculated from the trans-conductance by using the standard linear region I DS -V GS relationship:
where C i is the capacitance per area of the gate insulator, µ F E is the field effect mobility, V T H is the threshold voltage, V GS is the applied gate-to-source voltage, and V DS is the applied drain-to-source voltage. From Eq.
(1), the field effect mobility ranged from 4 -7 cm 2 /V·s, and the threshold voltage was approximately 8 V.
We also calculated the saturation mobility by using Eq. (2), and the values are included in Table 3 : where W is the channel width, L is the channel length, µ F E , ε o , ε r , are the field effect mobility, the permittivity of free space, the permittivity of gate oxide, respectively, V GS is the applied gate voltage, and V T H is threshold voltage. The saturation mobility ranged between 0.7 and 2.1 cm 2 /V·s. The saturation mobility of a TFT with L = 20 is higher than that of one with L = 10 µm. The lower mobility for the latter is associated with the shortchannel effect [19] .
We also found that the characteristics of all of the ZnO-TFTs fabricated on glass were quite uniform, regardless of the transistor sizes ( Figure 5 ). All of the transistors showed high on/off current ratios above 10 6 , an increase in mobility from 4 to 7 cm 2 /V·s, and threshold voltages of about 8 V. These results indicate that the quality of the RTA-treated ZnO film is suitable for an active channel.
To evaluate the dependence of the crystallinity of the ZnO film on the RTA treatment, for the ZnO films on the RTA-treated and -untreated SiO 2 /ITO/Glass, we carried out XRD analyses. As shown in Figure 6 and Table 2, ZnO films on RTA-untreated SiO 2 layers showed a FWHM of 0.97 and a ZnO (0002) diffraction angle of 33.89
• . On the other hand, the FWHM and the ZnO (0002) diffraction angle of the ZnO films on RTA-treated SiO 2 layers were 0.73 and 33.98
• , respectively. For the ZnO film on a RTA-treated SiO 2 layer, the ZnO(0002) peak position was shifted to the right, and the FWHM was decreased. These results indicate that the crystallinity of the ZnO film on the RTA-treated SiO 2 was much better than that of the ZnO film on the RTAuntreated SiO 2 because the RTA treatment can induce a good interface between the ZnO and the SiO 2 layers.
Moreover, evidence for improvement in the electrical properties due to the interface modification is shown in Figure 7 and Table 3 . The ZnO-TFTs with a W/L of 100 µm / 10 µm for the untreated SiO 2 layer and the RTA treated SiO 2 layer had on/off current ratios of 8 104 and 1.0 106 and the field effect mobilities of 1.81 cm 2 /V s and 4.35 cm 2 /V·s, respectively. The ZnO-TFTs with 100 µm (W) and 20 (L) showed results similar to those for ZnO-TFTs with a width and length of 100 µm / 10 µm. In particular, the on/off ratio and the field effect mobility were affected by the interface between the two layers. In ZnO-TFTs with the RTA-treated SiO 2 layer, the on/off ratio and the field effect mobility were dramatically increased compared with the values for ZnO-TFTs on RTA-untreated SiO 2 layers. The field effect mobility for the devices were determined to be higher than the Hall mobility, which is very unusual. However, the Hall mobility was measured on a sample that was bigger compared to the TFT with a much smaller channel area. Thus, the effect of scattering centers on the mobility is likely to reduce it. In addition, the use of an unpatterned active layer can lead to an overestimate of the mobility, which seems to be the case in the present study. Thus, the higher field mobility, compared to the Hall mobility, is attributed to the unpatterned active layer and to the sample-size effect. However, the saturation mobility for the device with W=100 and L=10 agrees well with the Hall mobility. The mobility difference in TFTs with different channel lengths is again due to the short-channel effect.
The off-state current after the RTA treatment was about one order of magnitude lower than that without any annealing process. We suppose that the RTA treatment before the deposition of the ZnO film causes the affects better insulating properties to be better than those of the untreated layer even though we did not measure the capacitance. Subsequently, this enhanced the interface properties between the ZnO and the SiO 2 layers, besides ZnO layer acting as an active channel. Masuda et al. [5] reported that ZnO on SiO 2 layers caused the diffusion of Zn into the SiO 2 layer, thus degrading the insulating properties of the SiO 2 layer [5] . However, we used only a single SiO 2 layer as a gate insulator and improved the insulating properties with the low-temperature RTA treatment. Thus, Zn is prevented from diffusing into the SiO 2 layer, and our ZnO-TFTs on RTA-treated SiO 2 revealed an on/off current ratio of above 106, which is much higher than that of ZnO-TFTs using SiN x and
